In this paper w e propose CO-Scheduling, a framework f o r simultaneous design of hardware pipelines structures and software-pipelined schedules. T w o important components of t h e Co-Scheduling framework are: 
Introduction
Pipelining is one of the most efficient means of improving performance in high-end processor architectures. In order to achieve higher throughput and greater instruction-level parallelism, modern microprocessors contain deeply pipelined function units with arbitrary structural hazards. Historically, design techniques for hardware pipelines with structural hazards have been successfully developed and used in vector and pipelined supercomputers. Classical hardware pipeline design theory developed more than 2 decades ago was driven by this need [a, 61.
In the past decade, technology advances have made it feasible to design very aggressive arithmetic and instruction pipelines in commodity microprocessor architectures, e.g. superpipelined architectures and superscalar architectures. In the meantime, a compiling technique known as software pipelining has become increasingly popular for aggressive loop scheduling for these architectures. A software pipelined schedule overlaps operations from different loop iterations in an attempt to fully exploit instruction level parallelism. A variety of software pipelining algorithms [lo, 7, 3, 5, 12, 21 have been proposed which operate under resource constraints. An excellent survey of these algorithms can be found in 191.
In this paper, we propose a design methodology which integrates the scheduling of hardware and software pipelines in a unified framework -termed CoScheduling. The basic observations that lead to the Go-Scheduling framework are: Observation 1: Classical hardware pipeline scheduling theory cannot be directly applied in the presence of software pipelining. The critical missing link is that hardware and software pipeline cycles may have different periods. (Motivating examples for this are provided in Section 2.) Observation 2: Luckily, hardware pipeline scheduling theory may be extended to consider the constraints of software pipelined schedules. These extensions provide key insights and heuristics for improving software pipelining. In particular, by analyzing the reservation table of a hardware (arithmetic) pipeline, we can derive Ugood" initiation sequences that better utilize the pipeline. Use of such initiation sequences narrows the search space of software pipelined schedules, which in turn, reduces the time to construct a schedule. Further, use of "good" initiation sequences may improve the initiation interval (11) in resource-limited loops. We give a number of motivating examples in Section 2.
Based on these observations, the Co-Scheduling framework contains two components:
(1) We advance the classical pipeline design analysis by first extending reservation tables to cyclic reservat i o n tables (CRT) . This allows information on the software pipeline initiation interval I1 to be embedded in the hardware pipeline structures. Important concepts such as forbidden latencies, collision vectors, and state diagrams from classical pipeline analysis are revisited and extended for CRTs. This theory facilitates identication of good initiation sequences that maximize the utilization of pipeline stages.
(2) On the software (compiler) side, we use a Modulo Initiation Table ( MIT) which represents only the initiation pattern of a software pipelined schedule: the resource usage and the structural constraints imposed by the reservation table are captured succinctly by the CRT. Based on the MIT, we present an efficient method for both constructing the software pipeline schedule S and "adjusting" the configuration of hardware pipeline delays to "match" the initiation interval (11). This makes the task of scheduling for architectures involving deep pipelines easier.
To demonstrate the feasibility of the co-scheduling approach and its usefulness in software pipelining, we have implemented the proposed method. The major observations are:
By making use of the good initiation sequences discovered by CO-Scheduling, a schedule was found for 95% of the loops within a small execution time. The median of the execution time was 0.25 seconds. These results are encouraging considering the fact that our experiments used long reservation tables (corresponding to deep pipelines) with arbitrary structural hazards.
The CO-Scheduling approach allowed greater pipeline utilization and increased number of initiations per unit time, thus, possibly reducing 11.
Our delay insertion approach was a success, allowing a smaller I1 than would otherwise be possible.
The CO-Scheduling framework holds great promise for future microprocessor design where aggressive pipelining will be used to accomplish very high processor throughput. Microprocessor vendors are already in the process of designing deeply pipelined ALUs with more than 10 stages. As these high-speed pipelined stages are reused for various functions, arbitrary structural hazards are introduced. This, in turn, requires complex instruction scheduling to exploit the available instruction-level parallelism. The CO-Scheduling framework proposed in this paper is especially useful for scheduling the new generation deeply pipelined function units.
In the following section we motivate the need for the CO-Scheduling framework with a number of examples. In Section 3, the classical pipeline theory is revisited in the context of software pipelining. We present the CO-Scheduling framework in Section 4. Implementation of Co-Scheduling and some preliminary results are discussed in Section 5. Section 6 compares our approach to other related work. Concluding remarks are presented in Section 7.
Background and Motivation
In this section we motivate the need for coscheduling. We make two assumptions in this paper: first, only single-function or static pipelines [6] are considered; second, as in [8] , it is assumed that the stages of a pipeline are independent.
Background
In software pipelining, we focus on periodic linear schedules under which an instruction i in iteration j is initiated at time j * I1 + ti, where I1 is the initiation interval or period of the schedule and ti is a constant. Like most software pipelining methods, we assume fized mapping where an instruction i (from all iterations) will always be executed on the same function unit (FU) during the course of the loop execution.
The minimum initiation interval (MII) is constrained by both loop-carried dependences (or recurrences) and available resources [lo, 7, 5, 9, 
Need for Analysis of Pipeline Structure
To the best of our knowledge, none of the existing software pipelining approaches [2, 7, 51 make any explicit use of the analysis developed in classical pipeline theory. With the help of a few examples, we demonstrate that rectifying this omission can greatly improve the schedule produced.
ations are started in the pipeline (at time 0 and l), no further operations can be started until the next iteration begins at time 9. Notice that starting an operation at time step 6 will require the use of Stage 1 at time IU (i.e. 6 cycles after the third x in the Table 2 (a)). However, this will interfere with an operation (1*) from the second iteration, and hence is impermissible. More generally, this requirement -that no resource be used by a single iteration at times that are congruent modulo I1 -is known as the modulo scheduling constraint [lo, 91.) Analysis of the reservation table reveals that initiations at time steps U, 3, 6 are permissible and better utilize the pipeline-handling 3 operations every 9 cycles as depicted in Figure 2 initiation which gives a throughput of 2/9, the (0,3,6) initiation improves the throughput by 3/9 = 1/3. The General Scheduling Algorithm (GSA) outlined above uses any permissible latency sequence, not necessarily an optimal one, in terms of the throughput of the pipeline. If the FU in this example is a critical resource and if a non-optimal greedy initiation, like (0, l), was chosen, then the GSA may have to make a large number of retries or may even fail to produce a valid schedule even though one exists at the given 11. Thus knowing and using the optimal latency sequences in the software pipelining method facilitate producing better schedules and producing them faster (i.e. in less compile time).
The GSA models individual stages in an FU as separate resources in the Modulo Reservation Tables   (MRT) . As a consequence, for a modern VLIW with less than 10 FUs, the number of columns in the MRT can be very high, increasing the complexity of scheduling. On the other hand, our use of pipeline theory avoids initiations that result in a resource conflict, facilitating the pipelined function unit to be modeled as a single resource.
Lastly 
The need for Co-Scheduling
By analyzing the reservation table of the FU using classical pipeline theory, one can obtain latency cycles that maximize the throughput and utilization of the pipeline. But the period' of the latency cycle may or may not match the initiation interval of the software pipeline.2 As a consequence some of the legal latency cycles predicted by the classical pipeline theory may violate the modulo scheduling constraint for the given 11. We illustrate this with the help of another example.
Consider the reservation table and its 2, 4, and 9 (or 9 mod 8 = 1). It can be seen that collisions occur at time steps 2, 5 and 4 in stages 1, 2 and 3 respectively. More specifically, a collision occurs between two initiations at time 2 and 4, even though the latency between these two initiations ( f = 2) is permissible according to the hardware pipeline theory. This is not unexpected since the state diagram is obtained for a reservation table with 7 columns and was derived without a "wrap-round" resource usage in mind. Further the classical pipeline theory [8, 61 does indicate that 2 is an impermissible latency for any cycle with period 8, since 2 is the complement of the forbidden latency 6 in the modulo space with I1 = 8.
However, the focus in these works [8, 61 is on how to reconfigure the hardware pipelines for a given latency cycle. Whereas here we are interested in finding an optimal latency cycle for the given 11.
The self cycle in state iiiiOOi0, with a MAL of 4, is the permissible cycle for I1 = 8 with the maximum utilization. As this example shows, the state diagram constructed using the classical pipeline theory does not account for the software pipelining 11. As a consequence the modulo scheduling constraint may be violated by some latency cycles identified as legal by the state diagram. In the following section we show how to extend the classical pipeline theory to achieve the simultaneous scheduling of hardware and software 
Modulo-Scheduled Pipelines
In this section we revisit classical pipeline theory in the context of software pipelining. To differentiate our approach from the classical pipeline theory, we refer to our pipelines as Modulo-Scheduled (MS) pipelines. In Section 3.2, we develop the theory behind MS-pipelines which forms the basis for our coscheduling framework.
Preliminaries
The reservation With the folding required in case (2) , multiple X marks separated by I1 may be placed in the same column of the CRT. Fortunately, the modulo scheduling constraint already prohibits such occurrences. Thus if the reservation table satisfies the modulo scheduling constraint, the cyclic reservation table will not have two X marks in the same column of the CRT. However,
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if this is not the case, it is possible to satisfy the modulo scheduling constraint by modifying the hardware so as to delay all but one of the operations mapping to the same time t.3 Since there are at most dmaz(r)
x marks in any row, and dmaz(r) 5 11, it is always possible to delay an X mark to a column such that the resulting CRT has at most one X mark in each column.
This forms the basis of Lemma 3.1. (t + f) mod I1 both contain a n X mark.
It can be easily seen that in an MS-pipeline, a latency value f greater than I1 is equivalent to f mod 11.
The set of all cyclic forbidden latencies is referred to as the cyclic forbidden latency set. The cyclic forbidden latency set for the CRT in Figure 5(a) is (0,2,4 ,5,7}. The cyclic permissible latencies are 1, 3, 6, and 8.
State Diagram for MS-Pipelines
Our interest in co-scheduling is to obtain latency sequences that maximize the number of initiations in I1 cycles. In order to derive this, we construct the state diagram for a CRT -henceforth referred to as the Modulo-Scheduled State Diagram (MSstate diagram) -in much the way as is done in classical pipeline theory. The initial state in the MSstate diagram represents an initiation at time step 0. We want to find how many more initiations are possible in this pipeline, and at what latencies. We define a cyclic collision vector to represent the state after a particular initiation.
'As this must be done on a loop by loop basis, we hope that hardware designers will consider making such a capability available in the instruction set of future processors. 
A Cyclic Collision vector is a binary vector of length 11, with t h e bits numbered f r o m 0 t o I1 -1. Iff i s forbidden in t h e current state t h e n t h e f -th bit in t h e cyclic collision vector is 1. Otherwise it is 0.
For the CRT in Figure 5 (a), the initial cyclic collision vector is 101011010. The construction of the MS-state diagram proceeds as follows.
Procedure 1 Construction of State Diagram:
Step 1 Start with the initial cyclic collision vector.
Step 2 For each permissible latency p in the current state, i.e. all bits p in the collision vector whose value is 0, derive a subsequent state as follows.
(a) Rotate-left the collision vector by p bits.
(b) Logically OR the resulting vector with the initial cyclic collision vector. The resulting collision vector is a subsequent state.
(c) Place an arc with value p from the previous state to the new state.
Observe that there is a very close resemblance of Procedure 1 to the state diagram construction in the classical pipeline theory. The main difference is that in
Step 2(a) of Procedure 1 a r o t a t e -l e f t operation is performed rather than a shif t-lef t operation. For example, the cyclic collision vector ioiollolo when rotated left by 3-bits gives 0110iOiOi. Notice that the rightmost 3-bits in rotate left is 010 indicating that a latency 8 is forbidden (apart from latencies 0, 2, 4, and 5) in the new state. More precisely, after two initiations at time steps 0 and (0+3), a latency of 8 at time step 0 + 3 + 8 = 11 will cause a collision. Why? Because, another instance (from the following iteration) of the instruction which was initiated at time step 0 will be initiated at time step 0 + I1 = 0 + 9. This operation will have a latency 2 with the operation initiated at time step 11. Since 2 is in the cyclic forbidden latency set, there will be a collision.
The MS-state diagram for the CRT in Figure 5 
Theorem 3.1 T h e collision vector of every state S in t h e MS-state diagram derived according t o Procedure 1 represents all permissible (and forbidden) latencies in that state, taking i n t o account all initiations m a d e so f a r t o reach t h e state S.
A proof of this theorem is presented in [4] .
A path in the MS-state diagram is a set of latency values, one associated with each arc along a path, from the initial state to the current state. For example, there is a path with latency values {3,3} from 10~011010 to 1iiilllll in Figure 5 
Overview of Co-Scheduling
Figure 6 outlines our approach. We begin by calculating MI1 from Equation 2. As the example in Section 2.2 showed, the MI1 from Equation 2 is sometimes too low. In the next Section, we detail how to handle this situation. Once an appropriate I1 is found, using the framework just outlined in Section 3, we attempt to find (one of) the longest latency sequence(s), i.e. we try find at what times operations can be introduced into the pipeline so as to keep it maximally utilized.
Next , to perform software pipelining, we introduce SCS, a slackness based co-scheduling algorithm based on Huff's Slack Scheduling [5] . The key distinction between SCS and Huff's approach is that instead of placing operations at any permissible time, S CS places them only at times given by the latency sequence. If S C S fails to find a schedule or fails to find one within a reasonable period of time, I1 is incremented, and the whole process is tried again. Once a schedule is found, the corresponding pipeline delays must be noted. That is, the prologue code to the loop must contain instructions telling the hardware pipelines to place delays (buffers) at the necessary locations.
Determining t h e Minimum I1
We use the following notation throughout this section. Our aim is to construct a software pipelined schedule for a loop L to run on an architecture with h different types of FUs (e.g. Adder, Multiplier, etc. constraint. This may introduce delays* in the CRT which, in turn, can increase the execution time of instructions. As a consequence RecMII may be affected. Starting from the MI1 value obtained from Equation 2 (in Section 2.1), we use the following iterative procedure to determine the smallest 11.
Procedure 2 Find-Minimum11 (11)
Step 1 I1 = max(MII,max,.
where L a Z ( r ) is the maximum number of X marks in any row of RT, .
Step 2 Repeat Steps 2.1 to 2.6 until a valid I1 satisfying resource, recurrence and modulo scheduling constraints is found
Step 2.1 For each FU type r do
Step 2.1.1 Construct CRT, from RT,. Introduce delays to satisfy modulo scheduling constraint if required. Step 2.1.2 If the introduction of delays has increased the execution time, then 1, is set appropriately.
Step 2.2 RecMII is calculated with the new
Step 2.3 If the new RecMII > 11, increment I1
values of 1,.
by 1 and go back to Step 2.1.
4 T~o alternatives to satisfy the modulo scheduling constraints are to unroll the loop and to increase the I1 by 1. However, in this paper, we follow the approach used in the classical pipeline theory, namely introducing delays in the pipeline.
Step 2.4 Else, derive the MS-state diagram for the CRTs, CRTl to CRTh. Let M a z , represent the maximumnumber of initiations possible in FU type r and L, be a corresponding latency sequence that achieves the maximum initiations.
Step 2.5 If, for each FU type r , F, 2 go
Step 2.6 Else, increment I1 by 1 and go back to to Step 3;
Step 2.1.
Step 3 End.
It can be observed that when Procedure 2 terminates, the I1 value satisfies, dependency, resource and modulo scheduling constraints. Further, it can be established that the I1 obtained from Procedure 2 is the minimum I1 [4].
SCS Algorithm
In our CO-scheduling framework, resource usage of different pipeline stages, and the initiation of operations in pipeline are maintained using the CRT and a ModuZo Initiation Table (MIT) . More precisely, the CRT is used to keep track of the resource (pipeline stage) usage and avoid resource conflicts. Notice that our CRT, constructed as discussed in the previous section, does satisfy the modulo scheduling constraint, even in the presence of structural hazards. The modulo initiation table indicates only when operations are introduced in the pipeline. Compared to the MIT, the Modulo Reservation Table ( MRT), used in other software pipelining methods [7, 5, 9, 111, represents both the initiation time of instructions and their resource usage. Due to this dual role, MRT consists of a larger number of columns, one for each stage of the pipelines in the architecture. This increases the complexity of software pipelining. In contrast, the MIT only stores when operations are initiated in the pipe. Hence, it consists of fewer columns, equal to the number of pipelines in the architecture.
After computing an I1 and a corresponding optimal latency sequence -optimal in terms of the throughput of a hardware pipeline structure -as detailed in Procedure 2, SCS, our slackness based co-scheduling algorithm is used to find a schedule fitting I1 and the Zatency sequence. The basic notion of Huff's original Slack Scheduling [5] was to schedule nodes in increasing order of their slackness: the difference between the earliest time at which a node may be scheduled and the latest. Slack is a dynamic measure and is updated after each node is scheduled. These points remain in scs.
The difference lies in how a time is chosen within the slack range. The original Slack Scheduling permitted nodes to be placed anywhere in their slack range. SCS, on the other hand, allows nodes to be placed only at points given in the latency sequence, even if this means avoiding some times that would yield a legal partial schedule. In this way, SCS takes a more global view of when instructions should be scheduled and avoids getting trapped at greedy local maxima, the way the original can. 5 To clarify matters, we illustrate SCS through an Since the first operation has already been placed at time 1, the new operation can be placed only at times matching the latency sequence. Since time i+O=i has already been used, the only other legal value is 1+3=4. Thus time 4 is chosen, even though time 3 may also have produced a legal partial schedule.
We chose to use Slack Co-Scheduling because of the good performance achieved by the original Slack Scheduling [5] . However, modified versions of other modulo scheduling techniques [7, 3, 12 , 111 using a fixed I1 could have been used instead. The main novelty of our approach lies in Procedure 2. The fact that it can work with variants of many other approaches indicates its versatility.
Recall that SCS, at least the current implementation, works with only one latency sequence. This may affect: (a) The existence of a resource-constrained schedule for a given 11. This is true, even if the choice is made only among latency sequences that result in maximum initiations. (b) The quality of the schedule in terms of the number of registers used by the schedule. It is possible, in principle, to extend our SCS algorithm to use multiple latency sequences. We plan to investigate this in future.
Experimental Results
To evaluate CO-scheduling we implemented it and tested it on 1008 loops taken from a variety of benchmarks: specfp92, specint92, livermore, linpack, and the NAS kernels. All of these loops contain fewer than 64 operations, with a median of 7 and a mean of 12. For the experiments, we considered an architec-
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Eh fairness, we note that the original was applied only to function units with clean pipelines and function units (divide) with no pipelining. ture with 2 Integer Units, one each of the remaining units: Load, Store, FP Add/Subtract, FP Multiply and FP Divide. To exercise our co-scheduling method fully, we chose long reservation tables (representing deeper pipelines) with arbitrary structural hazards. In particular the FP add and multiply units have a depth of 5 and 7 pipeline stages respectively, while the divide unit has a depth of 22 stages. The reservation tables are chosen in such a way that their execution latency of operations match with those of some state-of-the-art microprocessor architecture. Further they re-emphasize the point that the Co-Scheduling framework is especially for deeper pipelines of future architectures.
For pragmatic reasons, we restricted our implementation to take a maximum of 3 minutes to construct the schedule for each loop. We also limited the size of the MS-state diagram generated to 2000 collision vectors. While the latter restriction had no effect on the constructed schedule, the former allowed only 95% (or 958) of the test loops to be scheduled under the given resource constraints. The schedule for the remaining 5% of the loops could be obtained either with a longer compilation time or starting with a higher MII. Table 1 details how well the I1 compares to the lower bound MII. As can be seen, in 41% of loops, we achieve I1 = MIL Further, for 72% of the test loops, the I1 achieved was within 4 cycles from the lower bound, MII. This turns out to be within 1.25 * MII.
Our CO-Scheduling method, and all software pipelining methods in general, tend to take longer to construct a schedule when the function units are deeply pipelined and involve arbitrary structural hazard. To the best of our knowledge, this is one of the first extensive experimental results for architectures involving deeper pipelines with arbitrary hazards6. In the future, we plan to compare our co-scheduling method with other software pipelining methods [5, 111. Additional statistics characterizing the loops and resulting schedules are given in 
Related Work
Resource-constrained software pipelining has been studied extensively by several researchers and a number of modulo scheduling algoTithms [2, 3, 5, 7, 10, 11, 121 have been proposed in the literature. A comprehensive survey of these works is provided by Rau and Fisher in [9] . As mentioned in Section 4.3, the CoScheduling method discussed in this paper uses a variation of Huff's Slack Scheduling method [5] .
The work presented in this paper is unique in the sense that it coordinates the scheduling of both hardware structures and software pipelined schedules in a single Co-Scheduling framework to achieve high instruction level parallelism. To the best of our knowledge, there is no explicit use of the well-developed classical pipeline theory (or its adaptation) in software pipelining methods. In contrast our Co-Scheduling approach does so. The CO-Scheduling framework complements other related work in resource-constrained software pipelining by considering a special class, viz. a d h m e t i c pipelines. It is very effective for handling deep arithmetic pipelines.
There is another major difference between our CoScheduling and other approaches. In Co-Scheduling, the software pipeline initiations are represented in a Modulo Initiation Table while resource conflicts of hardware pipeline structures are handled in the Cyclic Reservation Table. In contrast other modulo scheduling algorithms use a single Modulo Reservation Table to represent both resource conflicts and initiation time. Separating them, as in our method, facilitates achieving better and faster schedules. An attractive feature of the CO-Scheduling framework is that it opens up new avenues by facilitating the use of classical delay insertion technique to improve instruction level parallelism.
Modulo-Scheduled pipelines discussed in this paper are different from pipelines scheduled at (fixed) latency cycles [8, 6, 11 . The period of the latter depends only on the resource usage of the pipeline, while in the former, it is governed both the resource usage and the recurrences in the loop considered for scheduling.
Conclusions
In this paper we have proposed Co-Scheduling, a unified framework that performs the scheduling of hardware and software pipelines. The proposed method uses and extends classical pipeline theory to obtain better software pipelined schedules, as has been demonstrated through both examples and experimental results. As part of CO-Scheduling, we have introduced the Modulo Initiation Table (MIT) and Cyclic  Reservation Table ( CRT) as alternatives to the standard modulo reservation table.
We have implemented CO-scheduling and run experiments on a set of 1008 loops taken from various benchmark suites. We have experimented our CO-Scheduling method specifically for architectures involving deeper pipelines and arbitrary structural hazards. The median time for Go-Scheduling to handle one loop was 0.25 seconds.
